





FIG. 1



- STI, N and P Well,
- gate dielectric formation (plasma nitrided thermal oxidation or deposited oxynitride or nitride)
- Intrinsic polySi (~150nm) and intrinsic polyGe (~150nm) deposition
- Poly Si and PolyGe stack etch

FIG. 2



- Fat Spacer formation
- Oxide/nitride liner deposition
 - Conformal CVD or plasma CVD SiO₂ deposition
 - RIE directional etching of SiO₂






FIG. 4

Extension implant conditions
N+ extension
 As 1 to 10 KeV, 5E14 to 5E15 atoms/cm²
 with oxide or nitride spacer thickness 1nm to 5nm
P+ extension
 BF₂, 1 to 15KeV, 5E14 to 5E15 atoms/cm² or
 B, 0.2 to 3 KeV, 5E14 to 5E15 atoms/cm²



1. Removal of disposable spacer and liner
2. N+ or P+ extension formation
 - oxide or nitride spacer (less than 5nm for N, 15nm for P) formation by CVD deposition followed by RIE etch
 - As (for N) or B (for P) ion implantation, (halo implantations if necessary) with appropriate photo process to form implant blocking mask



- N+ or P+ S/D diffusion formation
- oxide (or nitride+oxide) spacer (50nm - 100nm) formation by CVD deposition followed by RIE etch
 - As or P (for N+) or B (for P+) ion implantation with appropriate photo process to form implant blocking mask,
 - Strip photo resist after the implants
 - Dopant activation anneal at 1000C to 1100C, for 10 sec to 10m sec

6/6

